A 22nm INTEGRATED SUPPLY VOLTAGE TEMPERATURE VARIANT RELAXATION OSCILLATOR FOR BIOMEDICAL SYSTEMS

Parthiban K.G¹, Ramya.P², Abirami.M³

¹Professor, M.P. Nachimuthu M. Jaganathan Engineering College, Erode, India ²PG Scholar, M.P. Nachimuthu M. Jaganathan Engineering College, Erode, India ³PG Scholar, M.P. Nachimuthu M. Jaganathan Engineering College, Erode, India

ABSTRACT

A 22nm Integrated Supply Voltage Temperature Variant Relaxation Oscillator for biomedical systems has been presented. Concepts of dynamic threshold and switched resistors are proposed to improve the frequency stability against power supply and temperature variations, respectively. This design was verified in a 22nm standard process with 2 V supply. CMOS Measurement results show the frequency drift of 0.6% from 2V and temperature stability of 53.9 ppm/°C as temperature varied from -30 °C to 120 °C at a typical working frequency of 4 MHz. With the consideration of resistor and transistor matching, the oscillator was implemented in a core area of 0.05 mm2. The concepts of dynamic threshold (DT) and switched resistors (SRs) techniques are introduced to make the oscillator immune to voltage and temperature variations, respectively. These techniques minimize the frequency drift caused by supply variation as well as by temperature changes at the price of higher design complexity and larger chip area. The proposed SRs concept is aimed

making oscillation frequency at insensitive to temperature in a process providing at least two types of resistors with different **TCs.Index** Terms Biomedical systems, clock generator, dynamic threshold **(DT)**, frequency stability, relaxation oscillator, switched resistors (SRs).

INTRODUCTION

Nowadays, the increasing concern of people about health has boosted researches on devices and circuits for biomedical systems. As one of the most important modules in these systems, fully integrated high-stability oscillators are highly desired. Crystal oscillators have the best performance not only in phase noise and jitters, but also in stability against environment variations, such as process, supply voltage, and temperature (PVT). However, the external bulky devices lead to excessive costs and integration problems. In applications, such as biomedical the collection of life parameters and the check of functioning of living organism, more concern is focused on the stability of oscillators against PVT variations rather

than jitters or phase noise, . Biomedical armamentaria with wide working temperature range are more attractive for better reliability in biological applications under harsh conditions. In addition. operating with wide range of supply voltage is also appreciated to extend the working time when powered by sources with finite energy. Given the above requirements, relaxation oscillators are more valuable as on-chip clock generators embedded in biomedical systems

SCOPE OF THE PROJECT

Many research activities have been carried out on high-stability relaxation oscillators. Some works concerned about performance in ultrahigh temperature environment for industrial applications. Some oscillators employed external components, external voltage references, and even sensors to achieve frequency stability against PVT. The most common way to realize a fully integrated highstability oscillator is in the form of employing band gap voltage references (BGRs) or current reference. An alternative way of maintaining temperature stability is by utilizing mixing resistors, such as polyto-poly or poly-to-diffusion, with opposite temperature coefficients .Recently, relaxation oscillator that utilizes electron mobility as a time reference has been reported, which, as opposed to mixing resistors, is less suffered from process variations at the cost of degraded temperature stability. In this brief, a fully

integrated high-stability relaxation oscillator suitable for biomedical systems under harsh conditions is presented. The concepts of dynamic threshold (DT) and switched resistors (SRs) techniques are introduced to make the oscillator immune to voltage and temperature variations, respectively. Experimental verification of the oscillator shows good agreement with simulation results. The oscillator exhibits a frequency drift of 0.6% from 2.4 to 4.0 V and temperature stability of 53.9 ppm/°C from -30 °C to 120 °C. This brief is organized as follows. Section II begins with a brief review of the conventional relaxation oscillator followed by the description of the concepts of DT and SR.

EXISTING SYSTEM

A fully integrated high-stability relaxation oscillator suitable for biomedical systems under harsh conditions is presented. The concepts of dynamic threshold (DT) and switched resistors (SRs) techniques are introduced to make the oscillator immune to voltage and temperature variations. respectively. Experimental verification of the oscillator shows good agreement with simulation results. The oscillator exhibits a frequency drift of 0.6% from 2.4 to 4.0 V and temperature stability of 53.9 ppm/°C from -30 °C to 120 °C. This brief is organized as follows. Section II begins with a brief review of the conventional relaxation oscillator followed by the description of the concepts of DT and SR. The measurement results and analyzes are assigned.

DT TECHNIQUE

The circuit implementation of DT shown in the Fig. 3.1. The circuit consists of a timing capacitor, a timing resistor, some batches of current, and only one comparator. Oscillation is performed by periodically charging and discharging the capacitor as shown in the Fig. 3.1 follows.

1) At the beginning of power on, V_A , the voltage of node A in rises quickly to VOH = V_{DD} -I₁·R while V_B, the voltage of node B, grows slowly with IC due to the large capacitor load. During this interval, the comparator output keeps switches OFF.

2) When $V_B > V_A = V_{OH}$, the comparator output flips over and turns the switches SC and SG on. Then, VA drops rapidly to $V_{OL} = V_{DD} - (I1 + I2) \cdot R$. In this duration, the charges in capacitor are drained out resulting in a decrease of VB. The state of oscillator changes to the discharging phase.

3) When $V_B < V_A = V_{OL}$, the comparator output turns the switches off again. Thus, the state of the oscillator returns to the charging phase. By inspecting the above operating mechanism, both high and low threshold voltages are dynamic and temporal. Although both V_{OH} and V_{OL} are related to supply voltage, the difference between them, $V_{OH} - V_{OL} = I_2 \cdot R$, is independent of the power supply with a simple self-biasing current source shown in Fig. 3.1.

According to the DT technique, the oscillation period can be R, C, I_C, I_{1,2}, and tp are the timing resistance, timing capacitance, charging current, currents for DT generation, and delays of comparator, respectively. In applications of several MHz, tp is negligible with sufficient gains of the comparator, which is primary contributor to power consumption and would consume hundreds of μA currents at frequency bands of MHz. In this design, tp is 1.74 ns with temperature drift of 12.81% from -40 °C to 120 °C. In addition, implies that DT actually allows all currents in the circuit with arbitrary characteristics as long as all of them are replicas of the same current source, which is Is.



Figure 1 Schematic illustration of the proposed DT technique and bias circuits.

PROPOSED SYSTEM

The SR is proposed to mitigate the frequency drift of the oscillator when temperature changes. Temperature dependence of frequency is mainly caused

by the large TC of resistors applied in the circuit. Mixing resistors with opposite TCs are commonly adopted to suppress the effect. However, almost all standard CMOS processes offer more than one type of resistors without ensuring the positive and negative TCs to be concurrent. The proposed SRs concept is aimed at making oscillation frequency insensitive to temperature in a process providing at least two types of resistors with different TCs.

SR TECHNIQUE

The proposed SR technique shown in the Fig. 4.1, Resistor R has been replaced by R_1 and R_2 with different TCs. In addition, a switch, S_R , is added in parallel to R_2 . Control signals are derived from the output of comparator. The selection of Vout+/Vout- is determined by the polarity of TCs of R_1 and R_2 .



Figure 2 Circuit schematics of the proposed SR technique

MODES OF OPERATION

TCs of R_1 and R_2 Have the Same Polarity: In this case, the steering signals of switches, S_R and S_G , must be the same.

TCs of R_1 and R_2 are in Opposite Polarities: In this case, the high and low threshold voltages are, respectively, delivered as V_{OH} = $V_{DD} - I_1 \cdot R_1$ and $V_{OL} = V_{DD} - (I_1 + I_2) \cdot (R_1 + R_2)$ with Vout– being the command of SR.

TCs OF R1 AND R2 HAVE THE SAME POLARITY

In this case, the steering signals of switches, S_R and S_G , must be the same. The high threshold voltage and low threshold voltage are given by VOH = VDD – $I_1 \cdot (R_1 + R_2)$ and $V_{OL} = V_{DD} - R_1 \cdot (I_1 + I_2)$, respectively, with assumption of $R_1 \cdot (I_1 + I_2) > I_1 \cdot (R_1 + I_2)$ R₂). Besides, Vout+ must be taken as the dominator of S_R and S_G for correct charging/discharging timing. If $R_1 \cdot (I_1 + I_2) <$ $I_1 \cdot (R_1 + R_2)$, not only should expressions of V_{OH} and V_{OL} be interchanged with each other, but also the determiners of S_R and S_G need to be changed to Vout-. Given the aforementioned conditions and with tp being ignored, the expression of oscillation period in should be modified correspondingly as shown in the Fig. 4.1

As TCs of capacitor and the secondorder TCs of resistors are ignorable with respect to the first-order TCs of resistors, the oscillation period in terms of temperature can approximately be with $R_x = R_{x0} \cdot (1 + TC_1|R_x \cdot T)$ and $T = T - T_0$, in which R_{x0} , $TC_1|R_x$, and T_0 are inherent resistance, the first-order TCs of resistors, and room temperature, respectively.

By defining the ratios of currents, resistors, and TCs as $I_C = \alpha \cdot I_S$, $I_1 = \beta \cdot I_S$, $I2 = \gamma \cdot I_S$, $R_{20} = m \cdot R_{10}$, and $TC_1 | R_2 = n \cdot TC_1 | R_1$ (n _= 1).

TCs OF R1 AND R2 HAVE THE OPPOSITE POLARITY

In this case, the high and low threshold voltages are. respectively, delivered as $V_{OH} = V_{DD} - I_1 \cdot R_1$ and $V_{OL} =$ $V_{DD} - (I_1 + I_2) \cdot (R_1 + R_2)$ with Vout-being the command of SR. To ensure proper charging/ discharging timing, SG must be controlled by Vout+. By the same defining terms of currents, resistors, and TCs, the period oscillation with respect to temperature. Except that n is negative for the opposite TCs of R_1 and R_2 , other items have the same meaning as those in Case 1 as shown in the Fig. 4.2 . Simulation results show that the frequency characteristics of Case 1 and of Case 2 with supply voltage variation are close to each other. The VCs of the two cases are 0.82% and 0.84%, respectively, for voltage ranging from 2.0 to 4.0 V. The frequency drift of Case 1 is 75.6 ppm/°C which is larger than 52.7 ppm/°C in Case 2 for temperature varying from -40 °C to 120 °C.

SIMULATION IMPLEMENTATION

The SR is proposed shown in the Fig. 7.1 to mitigate the frequency drift of the oscillator when temperature changes. Temperature dependence of frequency is mainly caused by the large TC of resistors applied in the circuit. Mixing resistors with opposite TCs are commonly adopted to suppress the effect. However, almost all standard CMOS processes offer more than one type of resistors without ensuring the positive and negative TCs to be concurrent. The proposed SRs concept is aimed at making oscillation frequency insensitive to temperature in a process providing at least two types of resistors with different TCs.

The circuit schematic of the proposed SR technique. Resistor R has been replaced by R1 and R2 with different TCs. The selection of Vout+/Vout- is determined by the polarity of TCs of R1 and R2. The performance of the oscillator has been validated using measurement result.



Figure 4 Schematic of the proposed SR technique. T-SPICE:

The T-Spice simulation, specifies the number of components included and simulate the circuit schematics as shown in the Fig. 7.2.

List of terminals, and three subcircuit parameters. The terminals do not have a predefined order, but whatever order is used in the definition must be used in instances.

T-Spice	v16.0 - [Simulati	on Status]				
T File Ed	dit View Sim	ulation Setup W	indow	Help		
D ⊯ ⊑ ጰ ▶ ■	i 🎒 🖪 🖊	1 la 🖻 🕫	0	₹ 🔟 🔷		
Input file: Progress:	modified_final.sp Simulation compl	sted	-			
Total nodes	s: 42	Active devices:	8	Independent sourc	es: 0	
Total device	es: 13	Passive devices:	0	Controlled sources:	0	
Devi	.ce and node	counts:	-			
	M	OSFETs -	8			
M	IOSFET geom	etries -	2			
	Voltage so	ources -	3			
	Current so	ources -	2			
	Subci	cuits -	0			
M	Nodel Defin:	itions -	2			
	Computed 1	fodels -	2			
I	Independent	nodes -	38			
	Boundary	nodes -	4			
	Total	nodes -	42			
Parsing			0.33	seconds		
Setup			0.47	seconds		
DC operating point			0.09	seconds		
Transient Analysis			22.37	seconds		
Overh	lead		0.66	seconds		
Total			23.91	seconds		
Simul	ation comp	Leted				
•						
Status	Input file	St	art Time	/D Elaps		
finished	modified fin	al.sp 04	06-52 F	le 00-0		

Figure 5 T-Spice Simulation of SR Circuit Schematics

CONCLUSION

А 22nm Integrated Supply Voltage Temperature Variant Relaxation Oscillator for biomedical systems is presented. Application of the DT technique simplifies the design of bias circuits and makes the BGR redundant with favourable frequency stability of 0.6% against power supply variation of 1.4 V. In addition, that the SR technique adopted in this design has no special requirements for resistors makes the oscillator be generally produced and applied in most of CMOS technologies. The oscillator is implemented in a standard 22nm CMOS process with a core area of 0.05mm2 .The measurement results indicate that the oscillator can operate under a wide temperature range with a frequency drift of 53.9 ppm/°C. Such a high-stability oscillator

can work in biomedical systems operating under harsh conditions.

Application of the DT technique simplifies the design of bias circuits with favorable frequency stability of 0.6% against power supply variation of 2 V. The SR technique adopted in this design has no special requirements for resistors makes the oscillator be generally produced and applied in most of CMOS technologies.A highstability oscillator can work in biomedical systems operating under harsh conditions.

REFERENCES

1.Zhentao Xu, Wei Wang, Ning Ning, Wei Meng Lim, Yang Liu, and Qi Yu, 2015 "A Supply Voltage and Temperature Variation-Tolerant Relaxation Oscillator for Biomedical Systems Based on Dynamic Threshold and Switched Resistors", IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS

2.Chiang.Y. and Liu.S.-I,2013"A submicrowatt 1.1-MHz CMOS relaxation oscillator with temperature compensation", IEEE Trans. Circuits Syst. II.

3.De Vita.G, Marraccini. F, and Iannaccone.G,2007 "Low-voltage lowpower CMOS oscillator with low temperature and process sensitivity," IEEE Int. Symp. Circuits Syst.

4.Hashemi.S. S, Sawan. M, and Savaria.Y,2012 "A high-efficiency low voltage CMOS rectifier for harvesting energy in implantable devices," IEEE Trans. Biomed. Circuits Syst.

5.Lasanen. K and Kostamovaara. J, 2008 "A 1.2-V CMOS RC oscillator for capacitive and resistive sensor applications," IEEE Trans. Instrum. Meas. 6.Lee.J and Cho.S, 2009 "A 10 MHz 80-μW 67 ppm/°C CMOS reference clock oscillator with a temperature compensated feedback loop in 0.18-μmCMOS," VLSI circuits.

7.Majerus.S.J.A,Fletter.P.C,Damaser.M.S,an dGarverick.S.L,2011"Low-power wireless micro manometer system for acute and chronic bladder-pressure monitoring," IEEE Trans. Biomed. Eng.

8.Sadeghi.N, Sharif-Bakhtiar.A, and Mirabbasi.S, 2013 "A 0.007-mm 2 108ppm/°C 1-MHz relaxation oscillator for high-temperature applications up to 180 °C in 0.13µmCMOS,"IEEE Trans.CircuitsSyst.I.

9.Sebastiano.F, Breems. L, Makinwa.K, Drago.S, Leenaerts.D, and Nauta. B, 2009

"A low-voltage mobility-based frequency reference for crystal-less ULP radios," IEEE J. Solid-State Circuits.

10.Shih.H.Y, Chen.C.F, Chang.Y.C, and Hu.Y.W. "An ultralow power multirate FSK demodulator with digital-assisted calibrated delayline based phase shifter for high-speed biomedical zero-IF receivers", IEEE Trans. Very Large Scale Integr. (VLSI) System.

Biography:



Parthiban K G received his ME in Process Control & Instrumentation from Annamalai University (2005) and persuing his PhD degree in Computer Science Engineering from Anna University, Chennai (Jan 2009). He is currently serving as Associate Professor in MPNMJ Engineering College,

Chennimalai, Erode. He has 11years of teaching experience. He has published more than 25 research papers in various National and International conference proceedings. Also he published One books on "Electric Circuits and Electron Devices" from Sri Krishna publishers, Chennai. Also he published four national journals in Bio Medical field. His area of interest includes Soft Computing techniques and Bio medical signal processing.



P.RAMYA pursuing M.E VLSI Design in M.P.NachimuthuM.Jaganathan Engineering College, Erode, Tamilnadu, India and she completed her B.E Electronics and Communication Engineering in 2014 at Government of College of Engineering, Salem, Tamilnadu , India. Her area of interest includes VLSI Design and Biomedical in electronics.



M.Abirami pursuing M.E VLSI Design in M.P.NachimuthuM.Jaganathan Engineering College, Erode, Tamilnadu, India and shecompleted her B.E Electronics and Communication Engineering in 2015at Nandha Engineering College, Perundhurai, Tamilnadu, India. Her area of interest includes VLSI Design and Verification, Low power and Digital electronics.