Vol. 2, Special Issue 10, March 2016

DESIGN AND ANALYSIS OF MULTIPLIER USING REVERSIBLE LOGIC GATES

S.Santhiya^[1]Dr.C.GaneshBabu^[2]

M.E, Department of ECE, Bannari Amman Institute of Technology, Sathyamangalam, Tamilnadu, India¹ Professor, Department of ECE, Bannari Amman Institute of Technology, Sathyamangalam, Tamilnadu, India²

ABSTRACT: Reversible logic due to its reduced power consumption has captured substantial digital logic design. Its salient features are recovering from bit loss and unique input output mapping where conventional logic failed. The low power multiplier has been designed by using various reversible gates. By using these reversible gate analysis of parameters such as area, power, delay, and garbage output can be done. This work proposes a novel 8×8 bit reversible fault tolerance multiplier circuit which can multiply two 8 bit numbers. This was based on two concepts the partial product that can be generated in parallel using peres gate. However, the addition is done by using reversible parallel adder designed from TSG gate, Feyman gate, Toffoli gate, MFA gate and comparison had been taken between these gates.

Keywords: TSG gate, MFA gate, Peres gate.

I INTRODUCTION

Energy dissipation is a vital contemplation in VLSI design. Reversible logic associates the energy with Landauer circumstances that information loss was predominantly due to utility irreversibility prominent to energy dissipation. Various logic gates and its applicability on logic design had been discussed by [Mamataj, Set all] extravagantly which finds its presentation in considerable calculating, low power CMOS, DNA calculating, digital signal processing (DSP), quantum dot cellular mechanisms etc. The loss of each information bit is $KT \times ln2$ joules of energy, somewhere Boltzmann constant is denoted as K and T is the temperature at which the system is operative.

II RELATED WORKS

A. Application in logic design

Reversible logic has become one of the most hopeful research areas in the supporters few decades and has found its presentations in numerous technologies; such as low power CMOS, nanotechnology and optical computing. The main purposes of deceitful reversible logic are to Diminutions quantum cost, depth of the circuits and the number of garbage harvests. The purpose of this tabloid is to give a mount of reference, empathetic and indication of reversible gates. In this tabloid innumerable logic gates and its application on lucidity design have been discussed. Also a brief framework of comparisons between various reversible circuits is unfilled on the basis of various constraints. The revocable courses form the basic edifice tablet of considerable mainframes. This paper grants the embryonic reversible gates which are congregated from prose and this paper helps scholars/designers in designing higher complex computing circuits using reversible gates. The tabloid can auxiliary be prolonged towards the digital design evolution using reversible logic tracks which are helpful in quantum calculating, low power CMOS, nanotechnology, cryptography, optical computing, DNA calculating, digital signal processing(DSP), quantum dot cellular mechanisms, communication, workstation illustrations.

B. Reversible TSG Gate

In the current an inordinate length of time, reversible logic has occurred as a auspicious technology having its applications in low power CMOS, quantum computing, nanotechnology, and optical computing. The predictable set of gates such as AND, OR, and EXOR are not reversible. In recent times a 4*4 reversible gate called "TSG" is projected. The most substantial aspect of the projected gate is that it can work piecemeal as a reversible full adder, that is reversible full adder can now be employed with a single gate only. This tabloid proposes a NXN reversible multiplier using TSG gate. It is grounded on two concepts. The limited vintages can be generated in parallel with a adjournment of using Fredkin gates and thereafter the addition can be reduced to log N steps by using reversible parallel adder designed from TSG gates. A 4x4 architecture of the projected reversible multiplier is also designed. It is demonstrated that the proposed multiplier architecture using the TSG gate is much better and enhanced, compared to its remaining counterparts in literature; trendyterms of number of reversible gates and garbage outputs. Thus, this tabloid provides the preliminary threshold to building of more complex system which can accomplish more byzantine operations using reversible logic. The focus of this paper is the tender of the freshly proposed reversible 4*4 TSG gate. A NXN reversible multiplier is also proposed in this paper. It is proved that the proposed multiplier planning using the projected TSG gate is better than the prevailing counterpart in prose in terms of reversible gates and garbage outputs. All the proposed architectures are investigated in terms of technology sovereign implementations. The technology independent analysis is requisite since quantum or optical logic executions are not available. There are a number of noteworthy applications of reversible logics such as low power CMOS, quantum computing, nanotechnology, and optical computing and the proposed TSG gate and competent multiplier architecture are one of the assistances to reversible logic. Thus this, broadside provides the initial threshold to build more complex systems which can which can

Vol. 2, Special Issue 10, March 2016

execute more intricate operations. The reversible circuits designed and proposed here for the basis of the ALU of a primitive quantum CPU.

C. Reversible Signed Multiplier

Supremacy saving circuits are the prerequisite of the modern technology which can be accomplished by using reversible logic. In this tabloid, we proposition an efficient design of a reversible $n \times n$ retained multiplier circuit, where n is the number of bits of each operand of the multiplier. We proposition a novel architecture of a general reversible compressor to reduce the number of partial products. Two algorithms have been offered to construct the Partial Product Generation (PPG) circuit and the Multi Operand Addition (MOA) circuit of the projected multiplier. Our proposed design of MOA circuit needs only two steps to get the final output which is much augmented than existing Wallace Tree multiplier. During the recognition process of the multiplier, two new gates have been proposed design is much better than the prevailing approaches in terms of numbers of gates, garbage outputs, quantum cost and delay. This rag presented the design methodology of an efficient and sweeping reversible multiplier which works both for signed and unsigned binary numbers. The PPG and MOA circuits are grasped by two algorithms which make the multiplication nearer by reducing number of levels or steps. An estimate between existing and projected works has been proposed reversible signed multiplier can be used in arithmetic logic unit which can be additional used to design a reversible processor for quantum computer.

D. Synthesizing Multiplier in Reversible Logic

Formerly, reversible logic has become an penetratingly intentional research topic. This is mainly encouraged by its submissions in the domain of low-power proposal and quantum computation. Since reversible logic is subject to certain restrictions (e.g. fan out and feedback are not allowed), traditional synthesis methods are not applicable and specific methods have been developed. In this tabloid, we focus on synthesis of multiplier circuits in reversible logic. Three methods are obtainable that report the shortcomings of former approaches. In particular, the large number of circuit lines in the resulting realizations as well as the poor scalability. Finally, we compare the results to circuits obtained by general purpose synthesis approaches. In this tabloid, we introduced three methods for multiplier synthesis that particularly address the drawbacks of previous approaches (e.g. the large number of circuit lines in the resulting realizations as well as the poor scalability). We showed that multiplier with a lower number of circuit lines can be obtained by using an adjusted specification of the underlying function. Besides that, two constructive approaches for synthesis of multipliers with very large bit-width are proposed. Experiments confirmed that using these methods, multipliers with large bit-widths can efficiently be synthesized, while previous approaches as well as universal perseverance amalgamation schemes do not scale very well on multiplication.

III BASIC DEFINITIONS

Feynman gate is a 2*2 one complete reversible gate as exposed in figure 3.1. The input vector is I(A, B) and the output vector is O(P, Q). The outputs are demarcated by P=A, Q=A \oplus B. Quantum cost of a Feynman gate is 1. Feynman Gate (FG) can be used as a copying gate





Since a fan-out is not tolerable in reversible logic, this postern is useful for replication of the required outputs. The 3*3 Toffoli gate which is publicised in the symbol 3.2 has the participation vector I (A, B, C) and the output vector is O(P,Q,R). The outputs are definite by P=A, Q=B, R=AB \oplus C. Quantum cost of a Toffoli gate is 5.



Figure 3.2 Toffoli gate

The 3*3 Fredkin gate which is pronounced in the symbol 3.3 has input vector I (A, B, C) and the output vector is O(P, Q, R). The output is demarcated by P=A, Q=A'B \oplus AC and R=A'C \oplus AB. Considerable total of a Fredkin gate is 5.

Vol. 2, Special Issue 10, March 2016



GARBAGE OUTPUTS

Annoying or unexploited output of a reversible gate (or circuit) is branded as garbage output, that is, the productivity(s)which is (are) required only to continue the reversibility is (are) known as garbageproductivity(s). Heavy price is paid off for each garbage output. The illustration for garbage outputs is given beneath where g1 and g2 are garbage harvests



QUANTUM COST

The considerable rate can be consequential by replacing the reversible gates of a course by a cataract of uncomplicated quantum gates. Rudimentary quantum gates recognise quantum circuits that are innately reversible and deploy qubits rather than pure logic values. The state of a qubit for two uncorrupted logic states can be expressed as $|c\rangle = \alpha |0\rangle + \beta |1\rangle$, where $|0\rangle$ and $|1\rangle$ represent 0 and 1, respectively, and α and β are the complex numbers such that $|\alpha|2 + |\beta|2 = 1$. The most used uncomplicated quantum gates are the NOT gate (a single qubit is inverted), the CNOT gate (the target qubit is reversed if the single control qubit is 1), the controlled-V gate (also known as a square root of NOT, since two following V operations are equivalent to an inversion), and the controlled-V + gate (which performs the inverse operation of the V gate and thus is also a square root of NOT).

AREA

The extent of a logic journey is the addition of detached area of respectively gate of the circuit. If a reversible circuit consist of n reversible gates and the extent contains $(a_1, a_2, ..., a_n)$. The area (A) of circuit is



The area of a circuit can be considered easily by locating extent of respectively distinct gate consuming CMOS 90nm Cadence Design Systems.

POWER

The supremacy of a logic course is the addition of detached power of each opening of the circuit. If a reversible course consist of n reversible gates and the power contains $(p_1, p_2, ..., p_n)$. The extent (P) of track is

$$P = \sum_{i=1}^{n} (\mathbf{p}_i)$$

The supremacy of a circuit can be measured easily by gaining power of each individual postern consuming CMOS 90nm Cadence Design Systems.

Vol. 2, Special Issue 10, March 2016

या

	Name 300 1 4 (7:0) 4 1 4 (7:0) 4 1 1 1 (7:1) 1 1 1 4 (7:1:0) 1 1 1 4 (7:1:0) 1 1 1 4 (7:1:0)	Value 1111000 1111001 100000001 00000000 00000000	1, 1,999, 995 pc 1, 1,999, 995 pc 1, 1,999, 995 pc 1, 099, 995 pc 2,0 11110000 11110000 11110000 2,0 0 000000000000000000000000000000000000
			Figure 1 Feynman output
		and the second sec	
10			
P	Name	Value	1,999,995 ps 1,999,996 ps 1,999,997 ps 1,999,998 ps 1,999,999 ps
80	▶ 📑 x[7:0]	00110011	00110011
~	🕨 🃑 y[7:0]	11111111	
0	▶ 號 product[15:0]	00000000010	000000001000110
3	🕨 🛃 p[71:0]	00000000000	000000000000000000000000000000000000000
14	🕨 🛃 q[71:0]	0000000000	000000000000000000000000000000000000000
-	🕨 📑 r[71:0]	0000000000	000000000000000000000000000000000000000
*	🕨 💑 s[71:0]	00000000000	000000000000000000000000000000000000000
1	▶ 🛃 c[71:0]	00000000000	000000000000000000000000000000000000000
E.	🕨 🛃 n[71:0]	0000000000	000000000000000000000000000000000000000
<u></u>	▶ 🛃 m[71:0]	0000000000000000	000000000000000000000000000000000000000
闘			
સા			
1111			
	W. Contraction		Figure 2 TSC output
4		Sector Sector	Figure 2 150 output
~			
21	Name	Value	3,999,995 ps 3,999,996 ps 3,999,997 ps 3,999,998 ps 3,999,999 ps
98	▶ 📑 x[7:0]	11111111	11111111
<i>P</i>	▶ ■ y[7:0]	11001100	11001100
0	product[15:0]	00000000010	000000001000110
0	▶ 🛃 p[71:0]	0000000000	000000000000000000000000000000000000000
1	▶ 🛃 q[71:0]	00000000000	000000000000000000000000000000000000000
-	▶ 📑 r[71:0]	00000000000	000000000000000000000000000000000000000
	▶ 🛃 s[71:0]	0000000000	000000000000000000000000000000000000000
ĩ	▶ 🍢 c[71:0]	0000000000	000000000000000000000000000000000000000
1	🕨 🌄 n[71:0]	0000000000	000000000000000000000000000000000000000
1	🕨 🌄 m[71:0]	0000000000	000000000000000000000000000000000000000
K3H			

IV RESULTS AND DISCUSSION

Figure 3 MFA output

Name	Value	11	,999,995 ps	1,999,996 ps	1,999,997 ps	1,999,998 ps	1,999,999 ps
▶ 📑 x[7:0]	11001100				11001100		
🕨 📑 y[7:0]	11100011				11100011		
product[15:0]	00000000010			00	00000001000110		
▶ 🌃 p[71:0]	00000000000		000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	001000110
🕨 駴 q[71:0]	00000000000		000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	001000110
🕨 🏹 r[71:0]	00000000000		000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	001000110
▶ = s[71:0]	00000000000		000000000000000000000000000000000000000	000000000001000000	1000000 1000000 100	0000 1000 100 100 1000 1	101000110
▶ 🧖 c[71:0]	00000000000		000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000
n'							
1							

Figure 4 Peres output

Vol. 2, Special Issue 10, March 2016

Para	PE	MF	FG	TS				
meter	RE	Α	&T	G				
	S		G					
Pow	184	169	180	179				
er								
Are	197	153	130	187				
а	80	65	37	18				
Dela	27.8	26.2	27.8	27.				
У	68n	89n	5ns	85n				
	S	s		S				
Table 1 shows the performance analysis of								
reversible gates								

Performance Analysis

When compared to the existing method, the proposed design produces good result and the performance inquiry is calculated using cadence tool.

V CONCLUSIONS

The existing method consists of 4*4 reversible multiplier concepts which include partial product generation and full adder. In the existing method Peres gate is used for both partial product generation and full adder. Therefore the proposed method consists of 8*8 multiplier circuit which include various gates such as Feynman gate, MFA gate, Peres gate, TSG gate, Tofolli gate for partial product generation and full adder. By comparing these gates we have analysed parameters such as Area, Power, Delay. Further I have planned to design a multiplier accumulator unit MAC based on these reversible logic gates.

REFERENCES

1. Thapar, S., Kaur, P., &Syal, N. Multiplier circuit based on Reversibility Principle. IRACST–Engineering Science and Technology: An International Journal (ESTIJ), ISSN, 2250-3498.

2. Kaur, P., Thapar, S., & Kumar, M. Design of Energy Efficient Multiplier.

3. Srigowri, C., & Srihari, M. VLSI Design of Low Power Reversible 8-bit Barrel Shifter.

4. Saeedi, M., Sedighi, M., &Zamani, M. S. (2007, November). A novel synthesis algorithm for reversible circuits. In Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design (pp. 65-68). IEEE Press.

5. Pal, C., Das, P., Mandal, S. B., Chakrabarti, A., Basu, S., & Ghosh, R. (2015, July). An efficient hardware design of SIFT algorithm using fault tolerant reversible logic. In Recent Trends in Information Systems (ReTIS), 2015 IEEE 2nd International Conference on (pp. 514-519). IEEE.

6. Sahu, A., &Sahu, A. K. (2015). Design of 64x64 Bit Parit Preserving Reversible Vedic Multiplier Using Carry Look Ahead Adder. Networking and Communication Engineering, 7(6), 247-254.

7. Mamataj, S., Saha, D., &Banu, N. (2014). A Review of Reversible Gates and its Application in Logic Design. American Journal of Engineering Research, 3(4), 151-161.

8. Md. Saiful Islam "A Novel Quantum Cost Efficient Reversible Full Adder Gate in Nanotechnology", Institute of Information Technology, University of Dhaka, Dhaka-1000, Bangladesh

9. T. NagaBabu"A low power adder using reversible logic gates", IJRET | NOV 2012.

10. B.Raghukanth, B.Murali Krishna "A distinguish between reversible and conventional logic gates "(IJERA) Vol. 2, Issue 2,Mar-Apr 2012