

Tactical Exploration of Single Electronics Simulators for the Designing of nm Device Architectures

¹Dr. J. Gope (MIEEE) and ²S. Bhadra, ³S. Debnath, ⁴S. Chowdhury (Kolay), ⁵M. Panda
CSET, BARASAT, MAKAUT, WB-INDIA, jayanta.gope.1983@ieee.org
²RAMT, KOLKATA, WB-INDIA

ABSTRACT: Single Electronics research encapsulates two successive methodologies - Single Electronics fabrication including its physical realization and soft computation of Single Electron made circuits and its logical interventions. Fabrication oriented research augmented largely in the last two decades but the later form of research is tailing quite far. Although, manifestation of a limited number of user friendly software for Single Electronics modelling is availed but a cognitive study of these software is obligatory. The authors here combine few of these popular software based on their designing criterion. The aim is to have an ample insight into the legitimacy of these simulators in modelling Single Electronics based device architectures.

Keywords - Single Electronics, Master Equation, Monte Carlo, Macro-Modeling, Simulators

I. INTRODUCTION

Feature size reduction is one of the critical elements in today's fabrication technology. In 2003, International Technology Road Map for Semiconductors (ITRS) [1] vindicated the upcoming of several new topologies beyond CMOS to pave the new horizon of technological shift due to the urge of size reduction. This technological shift is attributed as driving force of today's Nano electronics which is governed by 'freedom electronics'. In this regard analytical studies have geared up and are now modernizing itself to catch up with the present eco-socio trend.

The three new topologies that ushered numerous research initiatives are Quantum Electronics (QE) [2 & 3], Single Electronics (SE) [4-7] & Spintronics [8-13]. Besides, the other few dominating candidates in this category are Resonant Tunneling Diodes (RTD)s [14-16], Rapid Single Flux Quantum (RFSQ) devices [17], Quantum Tunneling Diodes (QTD)s [18] etc. Here in this communication, the Researchers bind themselves within the three former topologies. On the other hand QE is facing tremendous challenges owing to its inherent physical limitations [19 & 20] & Spintronics based analysis is in its embryonic stage.

Device Researchers pioneered in fabrication topology of these devices from its very inception. The present available fine line lithography techniques for fabrication are significantly time consuming and definitely they are very costly, even though worldwide government organization invests whole heartedly in these critical researches and contribute largely. This has augmented the fundamental fabrication oriented device research. Later on they tend towards conceiving typical analytical tools for more deliberate and higher accuracy in design specs. The soft computational aspects of device research fascinated Researchers in the last few years - it attracted thousands of Researchers worldwide. In particular, Researchers opted sophisticated computer oriented designing and modelling techniques to craft logic synthesis of SET using these tools. These are popularly attributed as soft computing tools. These tools are intrinsically

blessed with vivid functionalities, accuracy, tolerance, time bound reflections and facilitate greater flexibilities to the users and to the device engineers. Thus the authors intend to limit themselves within the boundaries of Single Electron Transistors (SET) analysis using soft computing tools only.

II. MODELING AND SIMULATION OF SETS

The stipulated rise in the development of SE is likely to revolutionize microelectronic industry by the end of this decade [21-23]. This has motivated SET Researchers to involve more and more in the new generation of circuit architecture designing. Consequently, the modeling techniques and simulation frameworks of these SET based devices has geared up. In terms of modeling the SET logic devices, numerous research attempts have been reported [24-27]. To cognize the performance of SET logic circuit three ‘M’ methodologies are considered for simulation - Master Equation (ME), Monte Carlo (MC) and Macro-Modeling (MM) method. Apparently Analytical Method is another substantial element in this category. Few such models are semi classical in nature [28].

III. ME BASED SET MODELLING

SE properties are keenly observed in ultra-small dimensional devices and the same was first empirically demonstrated by Likharev in 1999 [29]. Often they are pragmatic for numerous novel types of logic and memory circuitry. Most SETs are based on the Orthodox Theory [30] of the SE. As numerical simulation of the SET helps a great deal in analyzing the effectual tunneling and co-tunneling phenomena, ME based simulators are deliberately considered to simulate numerically V-I characteristics of SETs. It eventually adheres to the Markov process of electron tunneling [31], and it mimics the exact mathematical model for the electron tunneling events. Thus ME is entitled both for static/dynamic characteristics widely. ME simulation technique for SET is based on the probability distribution of electrons which is coupled in the SET quantum structure and it is attained using stochastic process. It facilitates the control of device characteristics. Ratno Nuryadi an eminent Researcher in SET corroborated the ME technique to resolve electron tunneling probability in SET dot [32]. The steady state ME and the current calculation is obtained by equation (i) to (iv) including the tunneling probability. Free Energy $Q_{1&2}$ is derived from [32].

$$P_1^\pm(M) = \frac{1}{N_1 C^2} \left[\frac{-\Delta Q_1^\pm}{1 - \exp\left(\frac{\Delta Q_1^\pm}{H_E}\right)} \right] \dots\dots\dots(i)$$

$$P_2^\pm(M) = \frac{1}{N_b C^2} \left[\frac{-\Delta Q_2^\pm}{1 - \exp\left(\frac{\Delta Q_2^\pm}{H_E}\right)} \right] \dots\dots\dots(ii)$$

The Steady State ME is derived from

$$\sigma(M)[P_2^-(M) + P_1^+(M)] = \sigma(M+1)[P_2^+(M+1) + P_1^-(M+1)] \dots\dots\dots(iii)$$

Thus the Current Equation happens to be-

$$S(E) = c \sum_{M=-\infty}^{\infty} \sigma(M)[P_1^+(M) - P_1^-(M)] = c \sum_{M=-\infty}^{\infty} \sigma(M)[P_2^+(M) - P_2^-(M)] \dots\dots(iv)$$

In the above equations the following parameters are treated as follows - P_1 =Tunneling probability rate, M = the number of electrons in dot, N_1, N_b =Tunnel Resistors, C =Elemental charge, ΔQ =Energy change, H_E =Boltzmann Constant, J =Temperature.

But the fragility is that it is operative merely for simple circuits which have few islands [33]. Other apathetic demerit is that it cannot explore the dynamics of the microscopic tunneling events in SETs as it deals only with average values [28]. A MATLAB implementation of the ME is also proposed in [32]. Few revolutionary simulants applying ME are SENECA by Fonseca et al. [34] and SETTRAN by Korotkov [29].

IV. MC BASED SET MODELLING

Quantum Mechanics although imperative in device throughput yet it only calculates the probability of any outcome; to the contrary MC uses a random number stochastic nature of charge based technique and is a more appropriate technique to simulate quantum systems as opined by Wang Sheng [35]. MC gained much popularity as it simulates the electron tunneling events robustly so that actual tunneling occurrences in SET circuits can be directly emulated. In transient simulation, it is assumed that tunneling events occur instantaneously. A simplistic view on MC can be obtained by introducing Tunneling rate (T_c) in equation (v) for the P- probability that tunneling will occur in t-time duration.

The probability for the tunneling occurrence in n sec(s) is provided by -

$$P(n) = 1 - \exp(-Tn) \dots\dots\dots(v)$$

Therefore, time to the tunneling event is determined as

$$\Delta n = -\frac{1}{T_c} \ln(1 - q) \dots\dots\dots(vi)$$

Here, T_c =Tunneling rate, P =Probability that tunneling occur in n seconds and q =Random Number.

It assembles all probable tunneling events, computes their probabilities and randomly chooses one of the possible tunneling events based on the weighted factors. To acquire the desired electron transport phenomena in the circuit hit-and-trial process is initiated. The tunneling events are not only independent abut are robust and exponentially distributed in nature. Eminent Researchers Amiza Rasmi and Uda Hashim elucidated the MC process in [30]. The MC method is extensively prevalent in MOSES simulation tool designed by Chen et al. [36] and SIMON simulator by Wasshuber [37].

V. MM BASED SET MODELLING

The Macro-Modeling method ponder over the macro-characteristics of electron tunneling that expedite SET circuit simulation using CAD tools with utmost efficiency for large circuits. Thus, the past few years envisaged stipulated rise in MM simulation of SET circuits. It is comparatively more trustworthy as it does not require any specific model [38] and turnstiles [39]. Due to its easy availability many existing models can be incorporated with certain secondary

effects including background charge and temperature effects. MM is considered one as of the conventional circuit modeling techniques since it has unanimously modelled CMOS circuit designs from early '90s. Two classical assumptions are assimilated to design the MM of SET's. The primary assumptions are that once the parameter of the isolated transistor is determined from the device simulator and/or from any other modeling tools, the same can be incorporated to model the new circuit. Another assumptions is that the V-I characteristics of the device are driven by neighboring transistors only. The interactions between adjacent devices are marginalized. But the empirical study revealed that second assumptions for SET is simply unrealistic and thus can be neglected. Other dominating features include the effective charging of the Coulomb Island of SET which will be largely reciprocated in the neighboring islands of the other SET. It was introduced by Yu et.al. [40] and the parameters can be extracted from the following equations.

$$Q_1(E_G) = P_{N1} + P_{N2} \cos(P_{L1} \cdot E_G) \dots \dots \dots (vii) \&$$

$$Q_2(E_{GS}, E_{DS}) = Q_3(E_{GS}, E_{DS}) = \frac{PE_L}{P_{J2} - \frac{2PE_L}{Q_1(E_{GS}, E_{DS})}} \dots \dots \dots (viii)$$

Q_1, Q_2 and Q_3 are the resistors, E_G is the gate voltage, E_{DS} is the drain to source voltage, parameters $P_{N1}, P_{N2}, P_{L1}, PE_L, P_{J2}$, are used to fit the characteristics at various gate biases. MM based SET modelling is fully compatible to SMART SPICE and this has been revealed in the research work of Yu et.al., (1998) [40], Wu-Line (2003) [41] and Mohammad Reza Karmanian (2010) [42]; they successfully validated SET SPICE modelling using MM techniques in the last decade.

VI. A GLIMPSE OF THE SOFTWARE USED FOR SET SIMULATION

Few remarkable software based upon MC/ME/MM used in SE computing research are- i) SIMON 2.0 ii) MOSES iii) KOSEC iv) SMART SPICE v) BSIM 4.0. The authors in ephemeral put forward a speculative view in assessing the impetus of these tools in designing nm regime SET devices.

SIMON 2.0:- SIMON, a MC simulator for SET circuits provide graphical user interface and graphical circuit editor for smart usability. Numerous circuit elements including Tunnel Junctions, Capacitors, Voltage Sources and Measuring Devices for Current, Voltage, & Charge, can be called into the editor window using drag-drop method to obtain transient and stationary simulation of arbitrary SET circuits [37]. Consecutive research attempts have been reported so far – few noteworthy research articles are cited here for perusal [37, 43-47].

Researcher	SIMON.2 Simulated Design	Year
C. Wasshuber	Single-Electron Tunnel Devices and Circuits	1997
J. Gope	SET based ASIC	2007
P.C.Pradhan	SR, D and T Flip- Flops modeled with Single Electron Devices	2011

M. Hasani	Half-Adder Using Silicon Quantum Dot-Based Single-Electron Transistor Operating At Room Temperature	2013
Arief Udhiarto	Two Bits Single-Electron Logic Circuit Using Double Quantum Dot Single Electron Transistor	2014
Rajanna K. M.	2–Bit Comparator Using SET Based Logic Circuits	2015

MOSES: - Monte Carlo Single-Electronics Simulator uses FORTRAN program and eventually project the transistor performance. Simultaneously the V-I characteristics is generated for piecewise time variations [48].

KOSEC(Korean Single Electron Circuit Simulation):-It is an outcome of extensive research of Korean Nano Scientist in Nano electronic laboratory, Korean University, Korea. This soft computing tool is largely dominated by Monte Carlo equation and shows high linearity with discrete property of tunneling events in SET. It has the capacity to build Coulomb blockade, Coulomb oxidation and categorically it demonstrates graphical interpretation to compare it with the SET tunneling events. The obscurity of KOSEC is that very few literature of it is made available in internet [49].

BSIM 4.0- The Berkeley Short-channel IGFET Model (BSIM) is a group-work of few intellects in the Department of Electrical Engineering and Computer Sciences (EECS) at the University of California, Berkeley. They potentially developed Mesophysics oriented precise, scalable, robust and projecting MOSFET SPICE models for circuit simulation and growth of CMOS industry. The group uses Compact Model Coalition (CMC), this is a platform for semiconductor companies and simulator vendors world-wide. It possesses the virtue of greater accuracy in modeling transistors with shorter gate length and provides efficient logarithm to quantize the non-uniformity of substrate doping. Also it provides higher frequency intended for high speed digital application. Partially it is capable to signify several diode characteristics and scholastic approach that combines the mechanism of current saturation velocity saturation and velocity overshoot as well as source-end velocity limit. Researchers additionally avail mobility and source drain resistance. Among its other merits BSIM4.0 is prolific to adopt low power consuming non-conventional MOS process. The quality assurance in compared to SPICE demonstration and has revealed greater trade-off, thereby BSIM4.0 stands to be a unique competitor in major commercial simulator formats. Besides, it provides excellent graphic user interface Agilent's IC cap that enables quick set up test bench and is intervened by real time automatic parameter extraction routine. It stands unparalleled to any bulk charging effect modelling.

BSIM 4.0 has been extensively used by Researchers to assimilate Single Electron Transistor (SET) based logic intervention into a comparatively chronological form. This aids in developing SET synthesis in a comparative sophisticated manner [50-53].

SMARTSPICE: - It offers the highest performance and accuracy required to design complex, analog and mixed signal circuits. SMART SPICE is attuned with wide spread 'analog flows and foundry supplied device models'. SMART SPICE supports a wide range of models including FINFET, Bipolar and TFT. It is 100% HSPICE and SPECTRE compatible for NETLISTS, models, and offers multiple solvers and stepping algorithms. The novelty lies in the fact that it offers MC based open model development environment and extensive analog behavioral capability with Verilog-A, thereby making it capable to handle up to '400,000 active devices in 32-bit and 8 million active devices in 64-bit version' [54& 55].

VII. ACKNOWLEDGEMENT

Dr. Jayanta Gope and his co-researchers thankfully acknowledge the financial contribution made by CSET, Barasat in continuing this research.

VIII. CONCLUSION

Ample study on different 'M' approaches lead to a conclusive fact that MC and ME offer high simulation time compared to MM. Although, ME and MC possess substantial accuracy and can handle Coulomb Blockade regions convincingly yet to the contrary MM suffers from low accuracy and inadequately controls Coulomb Blockade phenomenon. But this could not diminish the popularity of MM, rather it increased unilaterally as it can simulate larger SET circuit architectures compared to ME and MC based designs. Thus simulators are opted based on user specific requirements and each of the ME, MC and MM approaches are typically impetus to all substantial SET Researchers.

REFERENCE

1. www.itrs.net/Links/2003ITRS/Home2003.htm
2. K.K. Berggren, "Quantum computing with superconductors," Proceedings of the IEEE, Oct. 2004, pgs. 1630 – 1638
3. A. Narayanan, "Quantum computing for beginners," Evolutionary Computation, 1999. CEC 99. Proceedings of the 1999 Congress on, 6-9, July 1999, pgs. 2238 Vol. 3
4. K.K. Likharev, "Correlated discrete transfer of single electrons in ultra-small tunnel junctions", IBM J. Res. Devel., vol. 32, pp. 144-158, January 1988.
5. D.V. Averin and K.K. Likharev, "Single-electronics: Correlated transfer of single electrons and Cooper pairs in small tunnel junctions", in Mesoscopic Phenomena in Solids, ed. by B. Altshuler, P. Lee and R. Webb. Amsterdam: Elsevier, 1991, p. 173-271.
6. H. Grabert and M.H. Devoret "Single Charge Tunneling", New York: Plenum, 1992.
7. M. A. Kastner, "The single-electron transistor," Rev. Modern Physics, vol. 64, pp. 849-858, 1992.
8. "Electron Manipulation and Spin Current". D. Grinevich. 3rd Edition, 2003.
9. How to Create a Spin Current. P. Sharma, Science 307, 531-533 (2005)
10. *Semiconductor Spintronics*. J. Fabian, A. Matos-Abiague, C. Ertler, P. Stano, and I. Žutić, Acta Phys. Slovaca **57**, 565-907 (2007)
11. Balents, L., and R. Egger, 2001, "Spin-dependent transport in a Luttinger liquid," Phys. Rev. B **64**, 035310.

12. Chtchelkanova, A., S. Wolf, and Y. Idzerda 2003, Eds., *Magnetic Interactions and Spin Transport* (Kluwer Academic, Dordrecht/Plenum, New York).
13. Gurzhi, R. N., A. N. Kalinenko, A. I. Kopeliovich, and A. V. Yanovskii, 2001, "Nonmagnetic spin guides and spin transport in semiconductors," *Fiz. Nizk. Temp.* 27, 1332–1334 [*Low Temp. Phys.* 27, 985–986 (2001)].
14. L.L. Chang, L. Esaki, and R. Tsu. "Resonant tunneling in semiconductor double barriers", *Appl. Phys. Lett.* 24, 593(1974).
15. S.L. Rommel, T.E. Dillon, M.W. Dashiell, H. Feng, J. Kolodzey, P.R. Berger, P.E. Thompson, K.D. Hobart, R. Lake, A.C. Seabaugh, G. Klimeck, and D.K. Blanks, "Room Temperature Operation of Epitaxially Grown Si/Si_{0.5}Ge_{0.5}/Si Resonant Interband Tunneling Diodes", *Appl. Phys. Lett.* 73, 2191 (1998).
16. *Resonant Tunneling Diodes: Theory of Operation and Applications*. Johnny Ling, University of Rochester, Rochester, NY 14627.
17. Mukhanov, O.A., "Rapid single flux quantum (RSFQ) shift register family", *IEEE Transactions on Applied Superconductivity*, 1993, Vol. 3, Issue 1, pp 2578 - 2581
18. A. C. Seabaugh *et al.*, "Pseudomorphic bipolar quantum resonant tunneling transistor," *IEEE Trans. Electron Devices*, vol. 36, no. 10, pp. 2328–2334, 1989.
19. Scott Aaronson, "The Limits of Quantum", 2008 SCIENTIFIC AMERICAN, INC.
20. Keun-Jeong Lee, Ji-Sun Park and Hyungsoon Shin, "Quantum Effects in CMOS Devices", *Journal of the Korean Physical Society*, Vol. 41, No. 6, December 2002, pp. 902-907
21. Teruhisa Matsui, Jun Kawarabayashi, Kenichi Watanabe and Tetsuo Iguchi, "Evaluation of Single-Electron Transistor as Nano scale Thermometer for a Cryogenic Radiation Detector", *Journal of NUCLEAR SCIENCE and TECHNOLOGY*, Supplement 6, pp. 73–77 September 2008.
22. P. Hadley, G. Lientschnig, and M. Lai, "Single-Electron Transistors," pp. 1–8.
23. Liu, R.S. ; Pettersson, H. ; Suyatin, D. ; Michalak, L. ; Canali, C.M. ; Samuelson, L., "Nano scaled ferromagnetic single-electron transistors", 7th IEEE Conference on Nanotechnology, 2007. IEEE-NANO 2007.
24. M. M. Dasigenis, I. Karafyllidis and A. Thanailakis "A single-electron XOR gate", *Microelectronics Journal* Volume 32, Issue 2, February 2001, Pages 117-119
25. I.Tsimperidis, I. Karafyllidis and A. Thanailakis "A single-electron three input AND gate" *Microelectronics Journal* Volume 33, 2002, Pages 191-195
26. Ken Uchida, Junji Koga, Ryuji Ohba, and Akira Toriumi "Programmable Single-Electron Transistor Logic for Future Low-Power Intelligent LSI: Proposal and Room-Temperature Operation", *IEEE TRANSACTIONS ON ELECTRON DEVICES*, VOL. 50, NO. 7, JULY 2003
27. Kongdan Zhou Huaxiang Lu "Simulation of Single Electronic Device and Robust Circuit Construction" *IEEE International Conference on Control and Automation*, 2007. ICCA 2007
28. El-Sayed A. M. Hasaneen, Mohamed A. A. Wahab, and Mohamed G. Ahmed, "New Analytical Model for Single Electron Transistor", *The Online Journal on Electronics and Electrical Engineering (OJEEE)*, Vol. (2) – No. (4)

29. Konstantin K. Likharev, "Single-Electron Devices and Their Applications", IEEE Proc., vol. 87, pp. 606-632, April 1999
30. Amiza Rasmi & Uda Hashim "Single-electron transistor (SET): Literature Review" journal 2005, Koieg University, Malaysia.
31. Christoph Wasshuber, Hans Kosina, and Siegfried Selberherr, "SIMON—A Simulator for Single-Electron Tunnel Devices and Circuits", IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 16, NO. 9, SEPTEMBER 1997.
32. Ratno Nuryadi, "Master Equation - Based Numerical Simulation in a Single Electron Transistor Using Matlab ", Numerical Simulations of Physical and Engineering Processes, www.intechopen.com
33. C. Wasshuber, "Single-Electronics – How It Works. How It's Used. How It's Simulated", Proceedings of the International Symposium on Quality Electronic Design (ISQED'02), 2002.
34. L. R. C. Fonseca, A. N. Korotkov, K. K. Likharev, and A. A. Odintsov, "A numerical study of the dynamics and statistics of single electron systems," *J. Appl. Phys.*, vol. 78, pp. 3238-3251, 1995.
35. Ali A. Elabd, "Monte Carlo Simulation of Single Electronics Based on Orthodox Theory." *International Journal of Nano Devices, Sensors and Systems (IJ-Nano)* Volume 1, No. 2, (2012)65-76.
36. R. H. Chen, A. N. Korotkov, and K. K. Likharev, "Single-electron transistor," *Appl. Phy. Lett.* vol. 68, pp. 1954-1956, 1996.
37. C. Wasshuber, H. Kosina, and S. Selberherr, "SIMON- A simulator for single-electron tunnel devices and circuits," IEEE Trans. on Computer-Aided Design, vol. 16, pp. 937–944, September 1997.
38. H. Inokawa and Y. Takahashi, "A compact analytical model for asymmetric single-electron tunneling transistors," IEEE Trans. Electron Devices, vol. 50, no. 2, pp. 455-460, 2003.
39. W. Zhang and N-J. Wu, "Nano electronic circuit architectures based on single-electron turnstiles," IEEE International Nano electronics Conference (INEC), pp. 515–519, 2008.
40. Y. S. Yu, H. S. Lee, and S. W. Hwang, IEEE Vol. 33, No. , pp. S269~S272, (1998).
41. You-Lin Wu, Shi-TinLin, Nanotech. , Vol 3, (2003).
42. Mohammad Reza Karimian and Massoud Dousti, Journal of the Korean Physical Society, Vol. 56, No. 4, pp.1202~1207,(2010).
43. Jayanta Gope et.al., .M.A "Single Electron Device Based Application Specific Integrated Circuit Design for Use in Stock Market" In National Conference on Advanced Computing and Computer Networks (NCACCN 2007), Vikhe Patil College of Engineering, Ahmednagar, Maharashtra on 9-10 March 2007.
44. Arief Udhiarto et.al." Design And Simulation Of Two Bits Single-Electron Logic Circuit Using Double Quantum Dot Single Electron Transistor" , International Journal of Technology (2014) 2: 152-158 ISSN 2086-9614 © IJTech 2014.

45. Rajanna K. M. et.al. "Design and Simulation of 2–Bit Comparator Using SET Based Logic Circuits", International Journal of Innovative Research in Advanced Engineering (IJIRAE) ISSN: 2349-2163 Issue 7, Volume 2 (July 2015).
46. P.C.Pradhan et.al." Design and Simulation of SR, D and T Flip- Flops modeled with Single Electron Devices" , International Symposium on Devices MEMS, Intelligent Systems & Communication (ISDMISC) 2011 Proceedings published by International Journal of Computer Applications® (IJCA)
47. M. Hasani .et.al. "Design Of A Half-Adder Using Silicon Quantum Dot-Based Single-Electron Transistor Operating At Room Temperature" , Journal of Electron Devices, Vol. 18, 2013, pp. 1505-1509
48. L. J. Yen et al. / Journal of Fundamental Sciences 1 (2005) 1-6
49. Y. S. Yu, J. H. OH, S. W. Hwang, and D. Ahn, "Implementation of Single Electron Circuit Simulation by PSPICE: KOSEC SPICE," IEIC Technical Report vol. 100, no. 150, pp. 85-90, 2000.
50. Seoyoung Hong and Seonghearn Lee, "Large-Signal Output Equivalent Circuit Modeling for RF MOSFET IC Simulation" Journal Of Semiconductor Technology And Science, Vol.15, No.5, October, 2015 Issn (Print) 1598-1657 Niu Xudong. et.al. ,
51. Niu Xudong. et.al., "Benchmark tests on symmetry and continuity characteristics between BSIM4 and ULTRA-BULK", Journal of Semiconductors March 2009
52. Andriana Voulkidou.et.al.," Simulation Inaccuracies in Analog/RF Integrated Circuit Design in CMOS Process".
53. Jung-Suk Goo, William Liu et.al., "The Equivalence of van der Ziel and BSIM4 Models in Modeling the Induced Gate Noise of MOSFETs"
54. Anas Zainal Abidin, et.al. "4-bit Brent Kung Parallel Prefix Adder Simulation Study Using Silvaco EDA Tools".
55. A. M.El-Shaerand A.A.A.Nasser, 26th National Radio Science Conference NRSC (2009).

BIBLIOGRAPHY



Dr. Jayanta Gope, PhD (Engg.), & Chartered Engineer (MIEEE) has received his PhD Degree in Nanotechnology from Jadavpur University, Kolkata and is presently associated with Camellia School of Engineering and Technology. His field of interest includes Nano device modeling, Single Electronic devices, Spintronic Devices, Hybrid CMOS-SET. He has already published around 40+ International research articles in this category. He is nominated as Editorial Board Member and Reviewer of some esteemed Journals and is guiding 6 PhD Scholars in the field of Nanotechnology. He is a life Member of 'CE', 'IEEE-EDS' & 'ISCA'.



Mr. Shantanu Bhadra (MIETE,MCA) is continuing his research in the field of Nano electronics since last six months under the guidance of Dr. Jayanta Gope and his field of interest include study of Nano electronics and its soft computational techniques. He is working as an Assistant Professor in Rinponche Academy of

Management and Technology. He is a Life Member of IETE.



Mr. Santanu Debnath (M. Tech- CSE) is presently associated as Asst. Prof (CSE) in Camellia School of Engineering and Technology. He has active interest in Nano devices and is pursuing PhD under the guidance of Dr. Jayanta Gope.



Mrs. Snigdha Chowdhury (Kolay) (M.Tech, NITTTR, Kolkata) is associated with Camellia School of Engineering and Technology since 2008. She is continuing her research work in the field of Nano devices under the guidance of Dr. Jayanta Gope.



Ms. Mahuya Panda, (M.E, IEST, Shibpur) is presently coordinating as HOD in the Dept of EE & EEE in Camellia School of Engineering and Technology. She is also pursuing PhD in University of Kalyani.

